
PRODUCT DISCONTINUATION NOTICE - LAST TIME BUY EXPIRES SEPTEMBER 7, 2016 DATASHEET

The Freescale Semiconductor, Inc. MPC9443 is a 2.5 V and 3.3 V compatible 1:16 clock distribution buffer designed for low-voltage high-performance telecom, networking and computing applications. The device supports 3.3 V, 2.5 V and dual supply voltage (mixed-voltage) applications. The MPC9443 offers 16 low-skew outputs which are divided into 4 individually configurable banks. Each output bank can be individually supplied by 2.5 V or 3.3 V, individually set to run at 1X or 1/2X of the input clock frequency or be disabled (logic low output state). Two selectable LVPECL compatible inputs support differential clock distribution systems. In addition, one selectable LVCMOS input is provided for LVCMOS clock distribution systems. The MPC9443 is specified for the extended temperature range of –40 to +85°C.

MPC9443

LOW VOLTAGE SUPPLY 2.5 V AND 3.3 V LVCMOS CLOCK FANOUT BUFFER



AE SUFFIX
48-LEAD LQFP PACKAGE
Pb-FREE PACKAGE
CASE 932-03

Features

- Configurable 16 outputs LVCMOS clock distribution buffer
- Compatible to single, dual and mixed 3.3 V / 2.5 V voltage supply
- Output clock frequency up to 350 MHz
- Designed for high-performance telecom, networking and computer applications
- Supports applications requiring clock redundancy
- Maximum output skew of 250 ps (125 ps within one bank)
- Selectable output configurations per output bank
- Individually per-bank high-impedance tristate
- Output disable (stop in logic low state) control
- 48-lead LQFP package, Pb-free
- Ambient operating temperature range of –40 to 85°C
- For functional replacement part use 87016i

Functional Description

The MPC9443 is a full static design supporting clock frequencies up to 350 MHz. The signals are generated and retimed on-chip to ensure minimal skew between the four output banks.

Two independent LVPECL compatible clock inputs are available. This feature supports redundant differential clock sources. In addition, the MPC9443 supports single-ended LVCMOS clock distribution systems. Each of the four output banks can be individually supplied by 2.5 V or 3.3 V, supporting mixed voltage applications. The FSELx pins choose between division of the input reference frequency by one or two. The frequency divider can be set individually for each output bank. The MPC9443 output banks are in high-impedance state by deasserting the OEN pins. Asserting OEN will the enable output banks. Please see Table 4. Output High-Impedance Control (OE_N) for details. The outputs can be synchronously stopped (logic low state). The outputs provide LVCMOS compatible levels with the capability to drive terminated 50 Ω transmission lines. For series terminated transmission lines, each of the MPC9443 outputs can drive one or two traces giving the devices an effective fanout of 1:32 at V_{CC} = 3.3 V. The device is packaged in a 7x7 mm^2 48-lead LQFP package.

© 2019 Renesas Electronics Corporation




Figure 1. MPC9443 Logic Diagram




Figure 2. 48-Lead Package Pinout (Top View)

© 2019 Renesas Electronics Corporation

Table 1. Pin Configuration

Pin	I/O	Type	Function
CCLK	Input	LVCMOS	LVCMOS clock inputs
PCLK0, $\overline{PCLK0}$	Input	LVCMOS	LVPECL differential clock input
PCLK1, $\overline{PCLK1}$	Input	LVCMOS	LVPECL differential clock input
$FSEL_A$, $FSEL_B$, $FSEL_C$, $FSEL_D$	Input	LVCMOS	Output bank divide select input
CCLK_SEL	Input	LVCMOS	LVCMOS/LVPECL clock input select
PCLK_SEL	Input	LVCMOS	PCLK0/PCLK1 clock input select
OE_0, OE_1	Input	LVCMOS	Output tristate control
CLK_STOP	Input	LVCMOS	Synchronous output enable/disable (clock stop) control
GND		Supply	Negative voltage supply
V_{CCA}, V_{CCB}, V_{CCC}, V_{CCD}		Supply	Positive voltage supply output bank (V_{CC})
V_{CC}		Supply	Positive voltage supply core (V_{CC})
QA0 to QA4	Output	LVCMOS	Bank A outputs
QB0 to QB2	Output	LVCMOS	Bank B outputs
QC0 to QC2	Output	LVCMOS	Bank C outputs
QD0 to QD4	Output	LVCMOS	Bank D outputs

Table 2. Supported Single and Dual Supply Configurations

Supply Voltage Configuration	V_{CC}(1)	V_{CCA}(2)	V_{CCB}(3)	V_{CCC}(4)	V_{CCD}(5)	GND
3.3 V Supply	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	0 V
Mixed Mode Supply	3.3 V	3.3 V or 2.5 V	3.3 V or 2.5 V	3.3 V or 2.5 V	3.3 V or 2.5 V	0 V
2.5 V Supply	2.5 V	2.5 V	2.5 V	2.5 V	2.5 V	0 V

1. V_{CC} is the positive power supply of the device core and input circuitry. V_{CC} voltage defines the input threshold and levels.
2. V_{CCA} is the positive power supply of the bank A outputs. V_{CCA} voltage defines bank A output levels.
3. V_{CCB} is the positive power supply of the bank B outputs. V_{CCB} voltage defines bank B output levels.
4. V_{CCC} is the positive power supply of the bank C outputs. V_{CCC} voltage defines bank C output levels.
5. V_{CCD} is the positive power supply of the bank D outputs. V_{CCD} voltage defines bank D output levels.

Table 3. . Function Table (Controls)

Control	Default	0	1
CCLK_SEL	0	PCLK or PCLK1 active (LVPECL clock mode)	CCLK active (LVCMOS clock mode)
PCLK_SEL	0	PCLK0 active, PCLK1 inactive	PCLK1 active, PCLK0 inactive
$FSEL_A$	0	$f_{QA0:4} = f_{REF}$	$f_{QA0:4} = f_{REF} \div 2$
$FSEL_B$	0	$f_{QB0:2} = f_{REF}$	$f_{QB0:2} = f_{REF} \div 2$
$FSEL_C$	0	$f_{QC0:2} = f_{REF}$	$f_{QC0:2} = f_{REF} \div 2$
$FSEL_D$	0	$f_{QD0:4} = f_{REF}$	$f_{QD0:4} = f_{REF} \div 2$
CLK_STOP	0	Normal operation	Outputs are synchronously disabled (stopped) in logic low state
OE_0, OE_1	00	Asynchronous output enable control. See Table 4.	

© 2019 Renesas Electronics Corporation

Table 4. Output High-Impedance Control ($\overline{OE}_N$)[1]

OE_0	OE_1	QA0 to QA4	QB0 to QB2	QC0 to QC2	QD0 to QD4	Total Number of Enabled Outputs
0	0	Enabled	Enabled	Enabled	Enabled	16
0	1	Enabled	Disabled (tristate)	Disabled (tristate)	Enabled	10
1	0	Enabled	Enabled	Disabled (tristate)	Disabled (tristate)	8
1	1	Disabled (tristate)	Disabled (tristate)	Disabled (tristate)	Disabled (tristate)	0

1. $\overline{OE}_N$ will tristate (high impedance) output banks independent on the logic state of the output and the status of CLK_STOP.

Table 5. Absolute Maximum Ratings[1]

Symbol	Characteristics	Min	Max	Unit	Condition
V_{CC}	Supply Voltage	–0.3	3.6	V	
V_{IN}	DC Input Voltage	–0.3	V_{CC} + 0.3	V	
V_{OUT}	DC Output Voltage	–0.3	V_{CC} + 0.3	V	
I_{IN}	DC Input Current		±20	mA	
I_{OUT}	DC Output Current		±50	mA	
T_S	Storage Temperature	–65	125	°C	

1. Absolute maximum continuous ratings are those maximum values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute-maximum-rated conditions is not implied.

Table 6. General Specifications

Symbol	Characteristics	Min	Typ	Max	Unit	Condition
V_{TT}	Output Termination Voltage		$V_{CC} \div 2$		V	
MM	ESD Protection (Machine model)	200			V	
HBM	ESD Protection (Human body model)	2000			V	
LU	Latch-Up Immunity	200			mA	
C_{PD}	Power Dissipation Capacitance		10		pF	Per output
C_{IN}	Input Capacitance		4.0		pF	

© 2019 Renesas Electronics Corporation

Table 7. DC Characteristics (V_{CC} = V_{CCA} = V_{CCB} = V_{CCC} = V_{CCD} = 3.3 V ± 5%, T_A = –40 to +85°C)

Symbol	Characteristics		Min	Typ	Max	Unit	Condition
V_{IH}	Input High Voltage		2.0		V_{CC} + 0.3	V	LVCMOS
V_{IL}	Input Low Voltage		–0.3		0.8	V	LVCMOS
V_{PP}	Peak-to-Peak Input Voltage	PCLK0, 1	250			mV	LVPECL
V_{CMR}(1)	Common Mode Range	PCLK0, 1	1.1		V_{CC} – 0.6	V	LVPECL
I_{IN}	Input Current(2)				200	µA	V_{IN} = GND or V_{IN} = V_{CC}
V_{OH}	Output High Voltage		2.4			V	I_{OH} = –24 mA(3)
V_{OL}	Output Low Voltage				0.55 0.30	V V	I_{OL} = 24 mA(3) I_{OL} = 12 mA
Z_{OUT}	Output Impedance			19		Ω	
I_{CCQ}(4)	Maximum Quiescent Supply Current				3.0	mA	All V_{CC} Pins

1. V_{CMR} (DC) is the crosspoint of the differential input signal. Functional operation is obtained when the crosspoint is within the V_{CMR} range and the input swing lies within the V_{PP} (DC) specification.
2. Input pull-up / pull-down resistors influence input current.
3. The MPC9443 is capable of driving 50 Ω transmission lines on the incident edge. Each output drives one 50 Ω parallel terminated transmission line to a termination voltage of V_{TT}. Alternatively, the device drives up to two 50 Ω series terminated transmission lines (for V_{CC} = 3.3 V) or one 50 Ω series terminated transmission line (for V_{CC} = 2.5 V).
4. I_{CCQ} is the DC current consumption of the device with all outputs open and the input in its default state or open.

Table 8. AC Characteristics (V_{CC} = V_{CCA} = V_{CCB} = V_{CCC} = V_{CCD} = 3.3 V ± 5%, T_A = –40 to +85°C)**(1)**

Symbol	Characteristics		Min	Typ	Max	Unit	Condition
f_{ref}	Input Frequency		0		350	MHz	
f_{MAX}	Maximum Output Frequency	÷1 output ÷2 output	0 0		350 175	MHz MHz	FSELx = 0 FSELx = 1
V_{PP}	Peak-to-Peak Input Voltage	PCLK0,1	500		1000	mV	LVPECL
V_{CMR}(2)	Common Mode Range	PCLK0,1	1.3		V_{CC} – 0.8	V	LVPECL
$t_{P, REF}$	Reference Input Pulse Width		1.4			ns	
t_r, t_f	CCLK Input Rise/Fall Time				1.0(3)	ns	0.8 to 2.0 V
t_{PLH} t_{PHL} t_{PLH} t_{PHL}	Propagation Delay	PCLK0,1 to any Q PCLK0,1 to any Q CCLK to any Q CCLK to any Q	2.5 2.4 2.1 1.9		5.0 5.2 4.2 4.6	ns ns ns ns	
$t_{PLZ, HZ}$	Output Disable Time				10	ns	
$t_{PZL, LZ}$	Output Enable Time				10	ns	
t_S, t_H	Setup, Hold Time (reference clock to CLK_STOP)		500			ps	
$t_{sk(LH, HL)}$	Output-to-Output Skew(4)	Within one bank Any output, same output divider Any output, any output divider			125 225 250	ps ps ps	
$t_{sk(PP)}$	Device-to-Device Skew (LH)(5) Device-to-Device Skew (LH, HL)(6)	Using PCLK0,1 Using CCLK Using PCLK0,1 Using CCLK			2.5 2.1 2.8 2.7	ns ns ns ns	
$t_{SK(P)}$ DC_Q	Output Pulse Skew(7) Output Duty Cycle	Using PCLK0,1 Using CCLK f_Q<140 MHz and using CCLK f_Q<250 MHz and using PCLK0,1	 45 45	 50 50	300 400 55 55	ps ps % %	DC_{REF} = 50%
t_r, t_f	Output Rise/Fall Time		0.1		1.0	ns	0.55 to 2.4 V

1. AC characteristics apply for parallel output termination of 50 Ω to V_{TT}.
2. V_{CMR} (AC) is the crosspoint of the differential input signal. Normal AC operation is obtained when the crosspoint is within the V_{CMR} range and the input swing lies within the V_{PP} (AC) specification.
3. Violation of the 1.0 ns maximum input rise and fall time limit will affect the device propagation delay, device-to-device skew, reference input pulse width, output duty cycle and maximum frequency specifications.
4. $t_{sk(LH, HL)}$ includes both device skew referenced to the rising output edge and device skew referenced to the falling output edge.
5. Device-to-device skew referenced to the rising output edge.
6. Device-to-device skew referenced to the rising output edge or referenced to the falling output edge.
7. Output pulse skew is the absolute difference of the propagation delay times: $| t_{PLH} – t_{PHL} |$

© 2019 Renesas Electronics Corporation

Table 9. DC Characteristics (V_{CC} = V_{CCA} = V_{CCB} = V_{CCC} = V_{CCD} = 2.5 V ± 5%, T_A = –40 to +85°C)

Symbol	Characteristics		Min	Typ	Max	Unit	Condition
V_{IH}	Input High Voltage		1.7		V_{CC} + 0.3	V	LVCMOS
V_{IL}	Input Low Voltage		–0.3		0.7	V	LVCMOS
V_{PP}	Peak-to-Peak Input Voltage	PCLK0, 1	250			mV	LVPECL
V_{CMR}(1)	Common Mode Range	PCLK0, 1	1.1		V_{CC} – 0.7	V	LVPECL
I_{IN}	Input Current(2)				200	µA	V_{IN} = GND or V_{IN} = V_{CC}
V_{OH}	Output High Voltage		1.8			V	I_{OH} = –15 mA(3)
V_{OL}	Output Low Voltage				0.6	V	I_{OL} = 15 mA(3)
Z_{OUT}	Output Impedance			22		Ω	
I_{CCQ}(4)	Maximum Quiescent Supply Current				3.0	mA	All V_{CC} Pins

1. V_{CMR} (DC) is the crosspoint of the differential input signal. Functional operation is obtained when the crosspoint is within the V_{CMR} range and the input swing lies within the V_{PP} (DC) specification.
2. Input pull-up / pull-down resistors influence input current.
3. The MPC9443 is capable of driving 50 Ω transmission lines on the incident edge. Each output drives one 50 Ω parallel terminated transmission line to a termination voltage of V_{TT}. Alternatively, the device drives up to one 50 Ω series terminated transmission line at V_{CC} = 2.5 V.
4. I_{CCQ} is the DC current consumption of the device with all outputs open and the input in its default state or open.

Table 10. AC Characteristics (V_{CC} = V_{CCA} = V_{CCB} = V_{CCC} = V_{CCD} = 2.5 V ± 5%, T_A = –40 to +85°C)**(1)**

Symbol	Characteristics		Min	Typ	Max	Unit	Condition
f_{ref}	Input Frequency		0		350	MHz	
f_{MAX}	Maximum Output Frequency	÷1 output ÷2 output	0 0		350 175	MHz MHz	FSELx = 0 FSELx = 1
V_{PP}	Peak-to-Peak Input Voltage	PCLK0,1	500		1000	mV	LVPECL
V_{CMR}(2)	Common Mode Range	PCLK0,1	1.3		V_{CC} – 0.7	V	LVPECL
$t_{P, REF}$	Reference Input Pulse Width		1.4			ns	
t_r, t_f	CCLK Input Rise/Fall Time				1.0(3)	ns	0.8 to 2.0 V
t_{PLH} t_{PHL} t_{PLH} t_{PHL}	Propagation Delay	PCLK0,1 to any Q PCLK0,1 to any Q CCLK to any Q CCLK to any Q	2.5 2.4 2.1 1.9		6.0 6.2 5.3 5.5	ns ns ns ns	
$t_{PLZ, HZ}$	Output Disable Time				10	ns	
$t_{PZL, LZ}$	Output Enable Time				10	ns	
t_S, t_H	Setup, Hold Time (reference clock to CLK_STOP)		500			ps	
$t_{sk(LH, HL)}$	Output-to-Output Skew(4)	Within one bank Any output, same output divider Any output, any output divider			125 225 250	ps ps ps	
$t_{sk(PP)}$	Device-to-Device Skew (LH)(5) Device-to-Device Skew (LH, HL)(6)	Using PCLK0,1 Using CCLK Using PCLK0,1 Using CCLK			3.2 3.1 3.5 3.4	ns ns ns ns	
$t_{SK(P)}$	Output Pulse Skew(7)	Using PCLK0,1 Using CCLK			300 400	ps ps	DC_{REF} = 50%
DC_Q	Output Duty Cycle	f_Q<140 MHz and using CCLK f_Q<140 MHz and using PCLK0,1	45 45	50 50	55 55	% %	
t_r, t_f	Output Rise/Fall Time		0.1		1.0	ns	0.55 to 2.4 V

1. AC characteristics apply for parallel output termination of 50 Ω to V_{TT}.
2. V_{CMR} (AC) is the crosspoint of the differential input signal. Normal AC operation is obtained when the crosspoint is within the V_{CMR} range and the input swing lies within the V_{PP} (AC) specification.
3. Violation of the 1.0 ns maximum input rise and fall time limit will affect the device propagation delay, device-to-device skew, reference input pulse width, output duty cycle and maximum frequency specifications.
4. $t_{sk(LH, HL)}$ includes both device skew referenced to the rising output edge and device skew referenced to the falling output edge.
5. Device-to-device skew referenced to the rising output edge.
6. Device-to-device skew referenced to the rising output edge or referenced to the falling output edge.
7. Output pulse skew is the absolute difference of the propagation delay times: $| t_{PLH} – t_{PHL} |$

© 2019 Renesas Electronics Corporation

Table 11. DC Characteristics (V_{CC} = 3.3 V ± 5%, any $V_{CCA,B,C,D}$ = 2.5 V ± 5% or 3.3 V ± 5% (mixed), T_A = –40 to +85°C)

Symbol	Characteristics		Min	Typ	Max	Unit	Condition
V_{IH}	Input High Voltage		2.0		V_{CC} + 0.3	V	LVCMOS
V_{IL}	Input Low Voltage		–0.3		0.8	V	LVCMOS
I_{IN}	Input Current(1)				200	µA	
V_{OH}	Output High Voltage	2.5 V output 3.3 V output	1.7 2.0			V	I_{OH} = –15 mA(2) I_{OH} = 24 mA(2)
V_{OL}	Output Low Voltage	2.5 V output 3.3 V output			0.6 0.55	V	I_{OL} = 15 mA(2) I_{OL} = 24 mA(2)
V_{PP}	Peak-to-Peak Input Voltage	PCLK0,1	250			mV	LVPECL
V_{CMR}(3)	Common Mode Range	PCLK0, 1	1.1		V_{CC} – 0.6	V	LVPECL
Z_{OUT}	Output Impedance	2.5 V output 3.3 V output		22 19		Ω Ω	
C_{PD}	Power Dissipation Capacitance			10		pF	Per Output
I_{CCQ}(4)	Maximum Quiescent Supply Current				3.0	mA	All V_{CC} Pins

1. Input pull-up / pull-down resistors influence input current.
2. The MPC9443 is capable of driving 50 Ω transmission lines on the incident edge. Each output drives one 50 Ω parallel terminated transmission line to a termination voltage of V_{TT}. Alternatively, the device drives up to two 50 Ω series terminated transmission lines (for V_{CC} = 3.3 V) or one 50 Ω series terminated transmission line (for V_{CC} =2.5 V).
3. V_{CMR} (DC) is the crosspoint of the differential input signal. Functional operation is obtained when the crosspoint is within the V_{CMR} range and the input swing lies within the V_{PP} (DC) specification.
4. I_{CCQ} is the DC current consumption of the device with all outputs open and the input in its default state or open.

Table 12. AC Characteristics (V_{CC} = 3.3 V ± 5%, any $V_{CCA,B,C,D}$ = 2.5 V ± 5% or 3.3 V ± 5% (mixed), T_A = –40 to +85°C)**(1) (2)**

Symbol	Characteristics		Min	Typ	Max	Unit	Condition
$t_{sk(LH, HL)}$	Output-to-Output Skew(3) Any output, same output divider Any output, any output divider				 275 350	 ps ps	
$t_{sk(PP)}$	Device-to-Device Skew		See Table 8 (3.3 V AC Characteristics)				
$t_{PLH, HL}$	Propagation Delay		See Table 8 (3.3 V AC Characteristics)				
$t_{SK(P)}$	Output Pulse Skew(4)	Using PCLK0,1 Using CCLK			400 500	ps ps	DC_{REF} = 50%
DC_Q	Output Duty Cycle	f_Q<140 MHz and using CCLK f_Q<250 MHz and using PCLK0,1	45 45	50 50	55 55	% %	

1. AC characteristics apply for parallel output termination of 50 Ω to V_{TT}.
2. This table only specifies AC parameter in mixed voltage supply conditions that vary from the corresponding AC tables. For all other parameters, see Table 8 (for 3.3 V outputs) or Table 10 (for 2.5 V outputs).
3. $t_{sk(LH, HL)}$ includes both device skew referenced to the rising output edge and device skew referenced to the falling output edge.
4. Output pulse skew is the absolute difference of the propagation delay times: $| t_{PLH} – t_{PHL} |$.

© 2019 Renesas Electronics Corporation

APPLICATIONS INFORMATION

Driving Transmission Lines

The MPC9443 clock driver was designed to drive high-speed signals in a terminated transmission line environment. To provide the optimum flexibility to the user, the output drivers were designed to exhibit the lowest impedance possible. With an output impedance of less than 20 Ω, the drivers can drive either parallel or series terminated transmission lines at V_{CC} = 3.3 V. For more information on transmission lines, the reader is referred to Freescale application note AN1091. In most high performance clock networks, point-to-point distribution of signals is the method of choice. In a point-to-point scheme, either series terminated or parallel terminated transmission lines can be used. The parallel technique terminates the signal at the end of the line with a 50 Ω resistance to V_{CC}÷2.

This technique draws a fairly high level of DC current ,and thus, only a single terminated line can be driven by each output of the MPC9443 clock driver. For the series terminated case, however, there is no DC current draw; thus, the outputs can drive multiple series terminated lines. Figure 3 illustrates an output driving a single series terminated line versus two series terminated lines in parallel. When taken to its extreme, the fanout of the MPC9443 clock driver is effectively doubled due to its capability to drive multiple lines (at V_{CC} = 3.3 V).




Figure 3. Single versus Dual Transmission Lines

The waveform plots in Figure 4 show the simulation results of an output driving a single line versus two lines. In both cases, the drive capability of the MPC9443 output buffer is more than sufficient to drive 50 Ω transmission lines on the incident edge. Note from the delay measurements in the simulations, a delta of only 43 ps exists between the two differently loaded outputs. This suggests that the dual line driving need not be used exclusively to maintain the tight output-to-output skew of the MPC9443. The output waveform in Figure 4 shows a step in the waveform. This step is caused by the impedance mismatch seen looking into the driver. The parallel combination of the 31 Ω series resistor, plus the output impedance, does not match the parallel combination of the line impedances. The voltage wave launched down the two lines will equal:

$$V_L = V_S (Z_0 \div (R_S + R_0 + Z_0))$$
$$Z_0 = 50\ \Omega \parallel 50\ \Omega$$
$$R_S = 31\ \Omega \parallel 31\ \Omega$$
$$R_0 = 19\ \Omega$$
$$V_L = 3.0\ (25 \div (15.5 + 19 + 25)$$
$$= 1.26\ V$$

At the load end, the voltage will double, due to the near unity reflection coefficient, to 2.52 V. It will then increment towards the quiescent 3.0 V in steps separated by one round trip delay (in this case 4.0 ns).





Figure 4. Single versus Dual Waveforms

Since this step is well above the threshold region it will not cause any false clock triggering; however, designers may be uncomfortable with unwanted reflections on the line. To better match the impedances when driving multiple lines, the situation in Figure 5 should be used. In this case, the series terminating resistors are reduced such that when the parallel combination is added to the output buffer impedance, the line impedance is perfectly matched.



19Ω + 12Ω || 12Ω = 50Ω || 50Ω
25Ω = 25Ω

Figure 5. Optimized Dual Line Termination

© 2019 Renesas Electronics Corporation

Power Consumption of the MPC9443 and Thermal Management

The MPC9443 AC specification is guaranteed for the entire operating frequency range up to 350 MHz. The MPC9443 power consumption and the associated long-term reliability may decrease the maximum frequency limit, depending on operating conditions such as clock frequency, supply voltage, output loading, ambient temperature, vertical convection and thermal conductivity of package and board. This section describes the impact of these parameters on the junction temperature and gives a guideline to estimate the MPC9443 die junction temperature and the associated device reliability. For a complete analysis of power consumption as a function of operating conditions and associated long term device reliability, please refer to the Freescale application note AN1545. According the AN1545, the long-term device reliability is a function of the die junction temperature.

Table 13. Die Junction Temperature and MTFBF

Junction Temperature (°C)	MTBF (Years)
100	20.4
110	9.1
120	4.2
130	2.0

Increased power consumption will increase the die junction temperature and impact the device reliability (MTBF). According to the system-defined tolerable MTBF, the die junction temperature of the MPC9443 needs to be controlled, and the thermal impedance of the board/package should be optimized. The power dissipated in the MPC9443 is represented in Equation 1.

Where I_{CCQ} is the static current consumption of the MPC9443, C_{PD} is the power dissipation capacitance per output. $(M)\Sigma C_L$ represents the external capacitive output load, and N is the number of active outputs (N is always 16 in case of the MPC9443). The MPC9443 supports driving transmission lines to maintain high signal integrity and tight timing parameters. Any transmission line will hide the lumped capacitive load at the end of the board trace; therefore, ΣC_L is zero for controlled transmission line systems and can be eliminated from Equation 1. Using parallel termination output termination results in Equation 2 for power dissipation.

In Equation 2, P stands for the number of outputs with a parallel or thevenin termination. V_{OL}, I_{OL}, V_{OH} and I_{OH} are a function of the output termination technique, and DC_Q is the clock signal duty cycle. If transmission lines are used, ΣC_L is zero in Equation 2 and can be eliminated. In general, the use of controlled transmission line techniques eliminates the impact of the lumped capacitive loads at the end lines and greatly reduces the power dissipation of the device. Equation 3 describes the die junction temperature (T_J) as a function of the power consumption.

Where R_{thja} is the thermal impedance of the package (junction to ambient), and T_A is the ambient temperature. According to Table 13, the junction temperature can be used to estimate the long-term device reliability. Further, combining Equation 1 and Equation 2 results in a maximum operating frequency for the MPC9443 in a series terminated transmission line system.

$T_{J,MAX}$ should be selected according to the MTBF system requirements and Table 13. R_{thja} can be derived from Table 14. The R_{thja} represent data based on 1S2P boards. Using 2S2P boards will result in a lower thermal impedance than indicated below.

Table 14. Thermal Package Impedance of the 48 ld LQFP

Convection, LFPM	R_{thja} (1P2S board), K/W	R_{thja} (2P2S board), K/W
Still air	69	53
100 lfpm		
200 lfpm	64	50
300 lfpm		
400 lfpm		
500 lfpm		

If the calculated maximum frequency is below 250 MHz, it becomes the upper clock speed limit for the given application conditions. The following eight derating charts describe the safe frequency operation range for the MPC9443. The charts were calculated for a maximum tolerable die junction temperature of 110°C (120°C), corresponding to an estimated MTBF of 9.1 years (4 years), a supply voltage of 3.3 V and series terminated transmission line or capacitive loading. Depending on a given set of these operating conditions and the available device convection a decision on the maximum operating frequency can be made.

$$P_{TOT} = \left[I_{CCQ} + V_{CC} \cdot f_{CLOCK} \cdot \left(N \cdot C_{PD} + \sum_{M} C_L \right) \right] \cdot V_{CC} \quad \text{Equation 1}$$

$$P_{TOT} = V_{CC} \cdot \left[I_{CCQ} + V_{CC} \cdot f_{CLOCK} \cdot \left(N \cdot C_{PD} + \sum_{M} C_L \right) \right] + \sum_{P} \left[DC_Q \cdot I_{OH} \cdot (V_{CC} - V_{OH}) + (1 - DC_Q) \cdot I_{OL} \cdot V_{OL} \right] \quad \text{Equation 2}$$

$$T_J = T_A + P_{TOT} \cdot R_{thja} \quad \text{Equation 3}$$

$$f_{CLOCK,MAX} = \frac{1}{C_{PD} \cdot N \cdot V_{CC}^2} \cdot \left[\frac{T_{j,MAX} - T_A}{R_{thja}} - (I_{CCQ} \cdot V_{CC}) \right] \quad \text{Equation 4}$$

© 2019 Renesas Electronics Corporation




Figure 6. Maximum MPC9443 frequency, V_{CC} = 3.3 V, MTBF 9.1 Years, Driving Series Terminated Transmission Lines




Figure 7. Maximum MPC9443 Frequency, V_{CC} = 3.3 V, MTBF 9.1 Years, 4 pF Load per Line




Figure 8. Maximum MPC9443 Frequency, V_{CC} = 3.3 V, MTBF 4 Years, Driving Series Terminated Transmission Lines




Figure 9. Maximum MPC9443 Frequency, V_{CC} = 3.3 V, MTBF 4 Years, 4 pF Load per Line

© 2019 Renesas Electronics Corporation




Figure 10. CCLK MPC9443 AC Test Reference for V_{cc} = 3.3 V and V_{cc} = 2.5 V




Figure 11. PCLK MPC9443 AC Test Reference




Figure 12. Propagation Delay (t_{PD}) Test Reference






Figure 13. Propagation Delay (t_{PD}) Test Reference



The pin-to-pin skew is defined as the worst case difference in propagation delay between any similar delay path within a single device


Figure 14. Output-to-Output Skew $t_{SK(LH, HL)}$



$t_{SK(P)} = | t_{PLH} - t_{PHL} |$

Figure 15. Output Pulse Skew ($t_{SK(P)}$) Test Reference

© 2019 Renesas Electronics Corporation



The time from the PLL controlled edge to the non-controlled edge, divided by the time between PLL controlled edges, expressed as a percentage

Figure 16. Output Duty Cycle (DC)





Figure 17. Output Transition Time Test Reference



The variation in cycle time of a signal between adjacent cycles, over a random sample of adjacent cycle pairs

Figure 18. Cycle-to-Cycle Jitter






Figure 19. Setup and Hold Time (t_S, t_H) Test Reference

© 2019 Renesas Electronics Corporation


PACKAGE DIMENSIONS







NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5m, 1994.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DATUM PLAN AB IS LOCATED AT BOTTOM OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE BOTTOM OF THE PARTING LINE.
4. DATUMS T, U, AND Z TO BE DETERMINED AT DATAUM PLANE AB.
5. DIMENSIONS S AND V TO BE DETERMINED AT SEATING PLANE AC.
6. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.250 PER SIDE. DIMENSIONS A AND B DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE AB.
7. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. DAMBAR PROTRUSION SHALL NOT CAUSE THE D DIMENSION TO EXCEED 0.350.
8. MINIMUM SOLDER PLATE THICKNESS SHALL BE 0.0076.
9. EXACT SHAPE OF EACH CORNER IS OPTIONAL.

	MILLIMETERS	
DIM	MIN	MAX
A	7.000 BSC	
A1	3.500 BSC	
B	7.000 BSC	
B1	3.500 BSC	
C	1.400	1.600
D	0.170	0.270
E	1.350	1.450
F	0.170	0.230
G	0.500 BSC	
H	0.050	0.150
J	0.090	0.200
K	0.500	0.700
L	0°	7°
M	12° REF	
N	0.090	0.160
P	0.250 BSC	
R	0.150	0.250
S	9.000 BSC	
S1	4.500 BSC	
V	9.000 BSC	
V1	4.500 BSC	
W	0.200 REF	
AA	1.000 REF	





SECTION AE-AE



CASE 932-03
ISSUE F
48-LEAD LQFP PACKAGE

© 2019 Renesas Electronics Corporation

Revision History Sheet

Rev	Table	Page	Description of Change	Date
6		1	NRND – Not Recommend for New Designs	12/20/12
6		2	Updated Pin 37 from V_{CC} to V_{CCA}. Typographical error introduced during datasheet migration from Motorola to Freescale.	8/23/13
6		1	Removed NRND.	5/5/15
6			Product Discontinuation Notice - Last time buy expires September 7, 2016. PDN N-16-02	3/14/16

© 2019 Renesas Electronics Corporation

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

© 2020 Renesas Electronics Corporation. All rights reserved.