

Low-Power, Dual SIM Card Analog Switch

FSA2567



WQFN16 3x3, 0.5P
CASE 510BS



UQFN16 1.8x2.6, 0.4P
CASE 523BF

Description

The FSA2567 is a bi−directional, low−power, dual double−pole, double−throw (4PDT) analog switch targeted at dual SIM card multiplexing. It is optimized for switching the WLAN−SIM data and control signals and dedicates one channel as a supply−source switch.

The FSA2567 is compatible with the requirements of SIM cards and features a low on capacitance (C_{ON}) of 10 pF to ensure high−speed data transfer. The V_{SIM} switch path has a low R_{ON} characteristic to ensure minimal voltage drop in the dual SIM card supply paths.

The FSA2567 contains special circuitry that minimizes current consumption when the control voltage applied to the SEL pin is lower than the supply voltage (V_{CC}). This feature is especially valuable in ultra−portable applications, such as cell phones; allowing direct interface with the general−purpose I/Os of the baseband processor. Other applications include switching and connector sharing in portable cell phones, PDAs, digital cameras, printers, and notebook computers.


Features

- Low On Capacitance for Data Path: 10 pF Typical
- Low On Resistance for Data Path: 6 Ω Typical
- Low On Resistance for Supply Path: 0.4 Ω Typical
- Wide V_{CC} Operating Range: 1.65 V to 4.3 V
- Low Power Consumption: 1 μA Maximum
  - 15 μA Maximum I_{CCT} Over Expanded Voltage Range (V_{IN} = 1.8 V, V_{CC} = 4.3 V)
- Wide −3 db Bandwidth: >160 MHz
- Packaged in:
  - Pb−free 16−Lead MLP & 16−Lead UMLP
- 3 kV ESD Rating, >12 kV Power/GND ESD Rating

Applications

- Cell Phone, PDA, Digital Camera, and Notebook
- LCD Monitor, TV, and Set−Top Box

MARKING DIAGRAM



GX, FSA2567 = Device Code
$Y = **onsemi** Logo
&Z = Assembly Plant Code
&2 = 2−Digit Date Code
&K = 2−Digits Lot Run Traceability Code

ORDERING INFORMATION

See detailed ordering and shipping information on page 2 of this data sheet.

© Semiconductor Components Industries, LLC, 2008

ORDERING INFORMATION

Part Number	Top Mark	Operating Temperature Range	Package	Shipping†
FSA2567MPX	FSA2567	−40 to +85°C	16−Lead, Molded Leadless Package (MLP) Quad, JEDEC MO−220, 3 mm Square	3000 / Tape & Reel
FSA2567UMX	GX		16−Lead, Quad, Ultrathin Molded Leadless Package (UMLP), 1.8 x 2.6 mm	5000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.




Figure 1. Analog Symbol

PIN ASSIGNMENTS




Figure 2. Pad Assignment MLP16 (Top Through View)




Figure 3. Pad Assignment UMLP16 (Top Through View)

PIN DESCRIPTION

Pin No.	Description
nDAT, nRST, nCLK	Multiplexed Data Source Inputs
nV_{SIM}	Multiplexed SIM Supply Inputs
V_{SIM}, DAT, RST, CLK	Common SIM Ports
Sel	Switch Select

TRUTH TABLE

Sel	Function
Logic LOW	1DAT = DAT, 1RST = RST, 1CLK = CLK, $1V_{SIM} = V_{SIM}$
Logic HIGH	2DAT = DAT, 2RST = RST, 2CLK = CLK, $2V_{SIM} = V_{SIM}$

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter		Min	Max	Unit
V_{CC}	Supply Voltage		−0.5	+5.5	V
V_{CNTRL}	DC Input Voltage (Sel) (Note 1)		−0.5	V_{CC}	V
V_{SW}	DC Switch I/O Voltage (Note 1)		−0.5	V_{CC} + 0.3	V
I_{IK}	DC Input Diode Current		−50	–	mA
I_{SIM}	DC Output Current – V_{SIM}		–	350	mA
I_{OUT}	DC Output Current – DAT, CLK, RST		–	35	mA
T_{STG}	Storage Temperature		−65	+150	°C
ESD	Human Body Model, JEDEC: JESD22−A114	All Pins	–	3	kV
		I/O to GND	–	12	
	Charged Device Model, JEDEC: JESD22−C101		–	2	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. The input and output negative ratings may be exceeded if the input and output diode current ratings are observed.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V_{CC}	Supply Voltage	1.65	4.30	V
V_{CNTRL}	Control Input Voltage (Sel) (Note 2)	0	V_{CC}	V
V_{SW}	Switch I/O Voltage	−0.5	V_{CC}	V
I_{SIM}	DC Output Current – V_{SIM}	–	150	mA
I_{OUT}	DC Output Current – DAT, CLK, RST	–	25	mA
TA	Operating Temperature	−40	+85	°C

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

2. The control input must be held HIGH or LOW; it must not float.

DC ELECTRICAL CHARACTERISTICS (All typical values are at 25°C, 3.3 V V_{CC} unless otherwise specified.)

Symbol	Parameter	Conditions	V_{CC} (V)	T_A = −40°C to 85°C			Unit
				Min	Typ	Max	
V_{IK}	Clamp Diode Voltage	I_{IN} = −18 mA	2.7	–	–	−1.2	V
V_{IH}	Input Voltage High		1.65 to 2.3	1.1	–	–	V
			2.7 to 3.6	1.3	–	–	
			4.3	1.7	–	–	
V_{IL}	Input Voltage Low		1.65 to 2.3	–	–	0.4	V
			2.7 to 3.6	–	–	0.5	
			4.3	–	–	0.7	
I_{IN}	Control Input Leakage	V_{SW} = 0 to V_{CC}	4.3	−1	–	1	μA
$I_{nc(off)}$, $I_{no(off)}$	Off State Leakage	nRST, nDAT, nCLK, nV_{SIM} = 0.3 V or 3.6 V Figure 10	4.3	−60	–	60	nA
R_{OND}	Data Path Switch On Resistance (Note 3)	V_{SW} = 0, 1.8 V, I_{ON} = −20 mA Figure 9	1.8	–	7.0	12.0	Ω
		V_{SW} = 0, 2.3 V, I_{ON} = −20 mA Figure 9	2.7	–	6.0	10.0	
R_{ONV}	V_{SIM} Switch On Resistance (Note 3)	V_{SW} = 0, 1.8 V, I_{ON} = −100 mA Figure 9	1.8	–	0.5	0.7	Ω
		V_{SW} = 0, 2.3 V, I_{ON} = −100 mA Figure 9	2.7	–	0.4	0.6	
ΔR_{OND}	Data Path Delta On Resistance (Note 4)	V_{SW} = 0 V, I_{ON} = −20 mA	2.7	–	0.2	–	Ω
I_{CC}	Quiescent Supply Current	V_{CNTRL} = 0 or V_{CC}, I_{OUT} = 0	4.3	–	–	1.0	μA
I_{CCT}	Increase in I_{CC} Current Per Control Voltage and V_{CC}	V_{CNTRL} = 2.6 V, V_{CC} = 4.3 V	4.3	–	5.0	10.0	μA
		V_{CNTRL} = 1.8 V, V_{CC} = 4.3 V	4.3	–	7.0	15.0	μA

3. Measured by the voltage drop between nDAT, nRST, nCLK and relative common port pins at the indicated current through the switch. On resistance is determined by the lower of the voltage on the relative ports.
4. Guaranteed by characterization.

AC ELECTRICAL CHARACTERISTICS (All typical values are for V_{CC} = 3.3 V at 25°C unless otherwise specified.)

Symbol	Parameter	Conditions	V_{CC} (V)	T_A = −40°C to 85°C			Unit
				Min	Typ	Max	
t_{OND}	Turn−On Time Sel to Output (DAT, CLK, RST)	R_L = 50 Ω, C_L = 35 pF V_{SW} = 1.5 V Figure 11, Figure 12	1.8 (Note 5)	–	65	95	ns
			2.7 to 3.6	–	42	60	ns
t_{OFFD}	Turn−Off Time Sel to Output (DAT, CLK, RST)	R_L = 50 Ω, C_L = 35 pF V_{SW} = 1.5 V Figure 11, Figure 12	1.8 (Note 5)	–	30	50	ns
			2.7 to 3.6	–	20	40	ns
t_{ONV}	Turn−On Time Sel to Output (V_{SIM})	R_L = 50 Ω, C_L = 35 pF V_{SW} = 1.5 V Figure 11, Figure 12	1.8 (Note 5)	–	55	80	ns
			2.7 to 3.6	–	35	55	ns
t_{OFFV}	Turn−Off Time Sel to Output (V_{SIM})	R_L = 50 Ω, C_L = 35 pF V_{SW} = 1.5 V Figure 11, Figure 12	1.8 (Note 5)	–	35	50	
			2.7 to 3.6	–	22	40	ns
t_{PD}	Propagation Delay (Note 5) (DAT, CLK, RST)	C_L = 35 pF, R_L = 50 Ω Figure 11, Figure 13	3.3	–	0.25	–	ns
t_{BBMD}	Break−Before−Make (Note 5) (DAT, CLK, RST)	R_L = 50 Ω, C_L = 35 pF V_{SW1} = V_{SW2} = 1.5 V Figure 15	2.7 to 3.6	3	18	–	ns
t_{BBMV}	Break−Before−Make (Note 5) (V_{SIM})	R_L = 50 Ω, C_L = 35 pF V_{SW1} = V_{SW2} = 1.5 V Figure 15	2.7 to 3.6	3	12	–	ns
Q	Charge Injection (DAT, CLK, RST)	C_L = 50 pF, R_{GEN} = 0 Ω, V_{GEN} = 0 V	2.7 to 3.6	–	10	–	pC
O_{IRR}	Off Isolation (DAT, CLK, RST)	R_L = 50 Ω, f = 10 MHz Figure 17	2.7 to 3.6	–	−60	–	dB
Xtalk	Non−Adjacent Channel Crosstalk (DAT, CLK, RST)	R_L = 50 Ω, f = 10 MHz Figure 18	2.7 to 3.6	–	−60	–	dB
BW	−3 db Bandwidth (DAT, CLK, RST)	R_L = 50 Ω, C_L = 5 pF Figure 16	2.7 to 3.6	–	475	–	MHz

5. Guaranteed by characterization.

CAPACITANCE

Symbol	Parameter	Conditions	T_A = −40°C to 85°C			Unit
			Min	Typ	Max	
C_{IN}	Control Pin Input Capacitance	V_{CC} = 0 V	–	1.5	–	pF
C_{OND}	RST, CLK, DAT On Capacitance (Note 6)	V_{CC} = 3.3 V, f = 1 MHz, Figure 20	–	10	12	
C_{ONV}	V_{SIM} On Capacitance (Note 6)	V_{CC} = 3.3 V, f = 1 MHz, Figure 20	–	110	150	
C_{OFFD}	RST, CLK, DAT Off Capacitance	V_{CC} = 3.3 V, Figure 19	–	3	–	
C_{OFFV}	V_{SIM} Off Capacitance	V_{CC} = 3.3 V, Figure 19	–	40	–	

6. Guaranteed by characterization.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 4. R_{ON} Data Path




Figure 5. R_{ON} V_{SIM}




Figure 6. Off Isolation




Figure 7. Crosstalk




Figure 8. Bandwidth

TEST DIAGRAMS




Figure 9. On Resistance





Figure 10. Off Leakage



R_L and C_L are functions of the application environment (see tables for specific values). C_L includes test fixture and stray capacitance.

Figure 11. AC Test Circuit Load




Figure 12. Turn−On / Turn−Off Waveforms




Figure 13. Propagation Delay






Figure 14. Charge Injection

TEST DIAGRAMS (Continued)




R_L and C_L are functions of the application environment (see tables for specific values).
C_L includes test fixture and stray capacitance.

Figure 15. Break−Before−Make Interval Timing



R_S and R_T are functions of the application environment (see tables for specific values).


Figure 16. Bandwidth



R_S and R_T are functions of the application environment (see tables for specific values).

Off isolation = 20 Log (V_{OUT} / V_{IN})

Figure 17. Channel Off Isolation



R_S and R_T are functions of the application environment (see tables for specific values).

Crosstalk = 20 Log (V_{OUT} / V_{IN})

Figure 18. Non−Adjacent Channel−to−Channel Crosstalk




Figure 19. Channel Off Capacitance






Figure 20. Channel On Capacitance


WQFN16 3x3, 0.5P
CASE 510BS
ISSUE O

DATE 31 AUG 2016






RECOMMENDED LAND PATTERN



NOTES:
A. CONFORMS TO JEDEC REGISTRATION MO-220
B. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 2009
C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.




DOCUMENT NUMBER:	**98AON13630G**	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	**WQFN16 3X3, 0.5P**	**PAGE 1 OF 1**

ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.


© Semiconductor Components Industries, LLC, 2019

UQFN16 1.8x2.6, 0.4P
CASE 523BF
ISSUE O


DATE 31 OCT 2016




TOP VIEW




RECOMMENDED
LAND PATTERN



SIDE VIEW




DETAIL A
SCALE : 2X



BOTTOM VIEW

LEAD SHAPE AT PACKAGE EDGE



LEAD
OPTION 1
SCALE : 2X

LEAD
OPTION 2
SCALE : 2X

NOTES:

A. PACKAGE DOES NOT FULLY CONFORM TO JEDEC STANDARD.

B. DIMENSIONS ARE IN MILLIMETERS.

C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 2009.

D. LAND PATTERN RECOMMENDATION IS EXISTING INDUSTRY LAND PATTERN.

E. TERMINAL SHAPE MAY VARY ACCORDING TO PACKAGE SUPPLIER, SEE TERMINAL SHAPE VARIANTS.

DOCUMENT NUMBER:	**98AON13709G**	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	**UQFN16 1.8x2.6, 0.4P**		**PAGE 1 OF 1**

ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

© Semiconductor Components Industries, LLC, 2019

onsemi, ONSEMI , and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent−Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as−is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT
North American Technical Support:
Voice Mail: 1 800−282−9855 Toll Free USA/Canada
Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:
Phone: 00421 33 790 2910
For additional information, please contact your local Sales Representative

◊